Images are for reference only See Product Specifications
Kynix Part #: KY32-DS1624
Manufacturer Part#:


Product Category: IC Chips
Manufacturer: Maxim Integrated
  datasheetDS1624 Datasheet
Package: DIP-8P
Quantity: 9975 PCS
Lead Free Status / RoHS Status: Lead free / RoHS Compliant
Moisture Sensitivity Level(MSL): 3(168 Hours)
Real Time Availability
Stock:9,975 Can Ship Immediately
Enter Quantity:
Buy Buy
1+: $0.00000
10+: $0.00000
100+: $0.00000
500+: $0.00000
1000+: $0.00000
Warm Tips:Please fill out the below form and we will contact you as soon as possible.
*Buy Quantity:   Target Price: (USD)
*Contact Name:   Company Name:
Phone: (Including the Country Code)
SpecificationsPackage PaymentShippingAfter-sales Guarantee
Manufacturer: Maxim Integrated
Product Category: IC Chips
Series: -
Packaging: Tube
Package-Case: 8-DIP (0.300", 7.62mm)
Operating-Temperature: -55°C ~ 125°C
Output-Type: I2C
Features: One-Shot, Standby Mode
Voltage-Supply: 2.7 V ~ 5.5 V
Supplier-Device-Package: 8-PDIP
Resolution: 11 b
Sensor-Type: Digital, Local
Test-Condition: 0°C ~ 70°C (-55°C ~ 125°C)
Sensing-Temperature-Local: -55°C ~ 125°C
Sensing-Temperature-Remote: -
Accuracy-Highest-Lowest: ±0.5°C (±2°C)
Features, Applications

Features, Applications


§ Temperature measurements require no external components § Measures temperatures from in 0.03125°C increments. Fahrenheit equivalent in 0.05625°F increments § Temperature is read a 13-bit value (two byte transfer) § Converts temperature to digital word in 1 second (max) § 256 bytes of E2 memory on board for storing information such as frequency compensation coefficients § Data is read from/written via a 2-wire serial interface (open drain I/O lines) § Applications include temperaturecompensated crystal oscillators for test equipment and radio systems § 8-pin DIP or SOIC packages

SDA SCL GND A1 A2 VDD - 2-Wire Serial Data Input/Output - 2-Wire Serial Clock - Ground - Chip Address Input - Chip Address Input - Chip Address Input - Digital Power Supply - No Connection


The DS1624 consists of a digital thermometer and 256 bytes of E2 memory. The thermometer provides 13-bit temperature readings which indicate the temperature of the device. The E2 memory allows a user to store frequency compensation coefficients for digital correction of crystal frequency due to temperature. Any other type of information may also reside in this user space.

PIN SYMBOL SDA SCL NC GND A1 A0 VDD DESCRIPTION Data input/output pin for 2-wire serial communication port. Clock input/output pin for 2-wire serial communication port. No connect. No Internal Connection. Ground pin. Address input pin. Address input pin. Address input pin. Supply Voltage to 5.5V input power pin.

A block diagram of the DS1624 is shown in Figure 1. The DS1624 consists of two separate functional units: a 256-byte nonvolatile E2 memory, and 2) a direct-to-digital temperature sensor. The nonvolatile memory is made of 256 bytes of E2 memory. This memory may be used to store any type of information the user wishes; for example, frequency compensation coefficients may be placed in this memory to allow for compensation of measured frequency depending upon the temperature at which the measurement is made. These memory locations are accessed through the 2-wire serial bus. The direct to digital temperature sensor allows the DS1624 to measure the ambient temperature and report the temperature value a 13-bit word, with 0.03125° C resolution. The temperature sensor and its related registers are accessed through the 2-wire serial interface.

The DS1624 supports a bi-directional two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master". The devices that are controlled by the master are "slaves". The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1624 operates as a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The following bus protocol has been defined (See Figure 2): Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals. Accordingly, the following bus conditions have been defined: Bus not busy: Both data and clock lines remain HIGH. Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition. Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition. Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit. Within the bus specifications a regular mode (100 KHz clock rate) and a fast mode (400 KHz clock rate) are defined. The DS1624 works in both modes. Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition. 


Temperature Sensor Digital, Local -55°C ~ 125°C 11 b 8-PDIP
Search Part number : "DS162" Included word is 15
Part Number Manufacturer Package Quantity Description
DS1629S+T MAXIM 8SO 590
DS1626S+ Maxim Integrated 8-SOIC (0.209", 5.30mm Width) 156 SENSOR TEMPERATURE 3-WIRE 8SOIC
DS1621S+TR MAXIM SOP 19798
DS1620S+ Maxim Integrated 8-SOIC (0.209", 5.30mm Width) 24485 SENSOR TEMPERATURE 3-WIRE 8SO
DS1626U+ Maxim Integrated 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) 438 SENSOR TEMPERATURE 3-WIRE 8UMAX
DS1620S+T MAXIM SOP8 4119
DS1621S-T&R DALLAS SO-8 33360
DS1620S+T&R MAXIM SOP8 2585
DS1621S-TR DS SOP-8L 8962
DS1626U+T MAXIM MSOP8 2300
DS1626U+T&R Maxim Integrated 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) 4060 SENSOR TEMPERATURE 3-WIRE 8UMAX
DS1620S+T&R Maxim Integrated 8-SOIC (0.209", 5.30mm Width) 6142 SENSOR TEMPERATURE 3-WIRE 8SO
DS1621V Maxim Integrated 8-SOIC (0.209", 5.30mm Width) 1232 SENSOR TEMPERATURE I2C 8SOIC
DS1621V+ Maxim Integrated 8-SOIC (0.209", 5.30mm Width) 469 SENSOR TEMPERATURE I2C 8SOIC
DS1620S+TR MAXIM SOP5.2 19613
  • DS1629S+T
  • DS1626S+
  • DS1621S+TR
  • DS1620S+
  • DS1626U+
  • DS1620S+T
  • DS1621S-T&R
  • DS1620S+T&R
  • DS1621S-TR
  • DS1626U+T
  • DS1626U+T&R
  • DS1620S+T&R
  • DS1621V
  • DS1621V+
  • DS1620S+TR
DS1624 Related keyword.
  • DS1624 Price
  • DS1624 Distributor
  • DS1624 Manufacturer
  • DS1624 Technical Data
  • DS1624 PDF
  • DS1624 Datasheet
  • DS1624 Picture
  • DS1624 Image
  • DS1624 Part
  • DS1624 Stock
  • DS1624 Inventory
  • DS1624 Rfq
  • Buy DS1624
  • DS1624 Inquiry
  • DS1624 Online Order


Latest Products

BD82HM55 S LGZS  Intel

BD82HM55 S LGZSIC Chips, ,Chipsets HM55 Express Chipset Mobile FCBGA-1071

Learn More

BD82C602J S LJNG  Intel

BD82C602J S LJNGIC Chips, ,Chipsets C602J Chipset Server FCBGA-901

Learn More

BD82Q77 S LJ83  Intel

BD82Q77 S LJ83IC Chips, ,Chipsets Q77 Express Chipset Desktop FCBGA-942

Learn More

BD82QM57 S LGZQ  Intel

BD82QM57 S LGZQIC Chips, ,Chipsets QM57 Express Chipset Mobile FCBGA-1071

Learn More

BD82C206 S LJ4G  Intel

BD82C206 S LJ4GIC Chips, ,Chipsets C206 Chipset Server FCBGA-942

Learn More

How to buy
Payment Terms
By PayPal
By Credit Card
By Wire Transfer
By Western Union
After-sales Service
Quality Control
Return & Replacement
About us
Company Profile
Our History
Corporate Culture
Contact us
Join us
© 2008-2018 kynix.com all rights reserved.
Tel:00852-81928838    Email:info@kynix.com